%0 Journal Article
%T A Low Power BIST TPG for High Fault Coverage
%A R.Varatharajan
%A Lekha R.
%J International Journal of Information Engineering and Electronic Business
%D 2012
%I MECS Publisher
%X A low hardware overhead scan based BIST test pattern generator (TPG) that reduces switching activities in circuit under test (CUTs) and also achieve very high fault coverage with reasonable length of test sequence is proposed. When the proposed TPG used to generate test patterns for test-per-scan BIST, it decreases the number transitions that occur during scan shifting and hence reduces the switching activity in the CUT. The proposed TPG does not require modifying the function logic and does not degrade system performance. The proposed BIST comprised of three TPGs: Low transition random TPG (LT-RTPG), 3-weight weighted random BIST (3-weight ERBIST) and Dual-speed LFSR (DS-LFSR). Test patterns generated by the LT-RTPG detect the easy-to-detect faults and remain the undetected faults can be detected by the WRBIST. The 3-weight WRBIST is used to reduce the test sequence lengths by improving detection probabilities of random pattern resistant faults (RPRF). The DS-LFSR consists of two LFSR¡¯s, slow LFSR and normal¨Cspeed LFSR. The DS-LFSR lowers the transition density at their circuit inputs.
%K Built-in self-test (BIST)
%K switching activity
%K low power testing
%K test pattern generator
%U http://www.mecs-press.org/ijieeb/ijieeb-v4-n4/v4n4-3.html