%0 Journal Article
%T Performance Evaluation on the Basis of Energy in NoCs
%A Lalit Kishore Arora
%A Rajkumar
%J International Journal of Innovative Technology and Creative Engineering
%D 2011
%I International Journal of Innovative Technology and Creative Engineering
%X The classical interconnection network topologies such as point-to-point and bus-based, recently has been replaced by the new approach Network-on-Chip (NoC). NoC can consume significant portions of a chip¡¯s energy budget, so analyzing their energy consumption early in the design cycle becomes important for architectural design decisions. Although numerous studies have examined NoC implementation and performance, few have examined energy. This paper determines the energy efficiency of some of the basic network topologies of NoC. We compared them, and results show that the CMesh topology consumes less energy than Mesh topology.
%K Network-on-Chip
%K Interconnection Networks
%K Topologies
%K Multi-core processor.
%U http://ia601207.us.archive.org/34/items/IJITCE/IJITCE_Feb1.pdf