Sincronización de Circuitos Integrados complejos CMOS

due to the trend of integrating various complex electronic and mechanical subsystems in a single integrated circuit or chip, timing and synchronization alternatives efficient in speed, power consumption, and area are needed. in this paper, the use of interconnected and coupled ring oscillators as clock generation and distribution networks for the synchronization of integrated systems in a single chip is proposed. the hspice simulation results of the conventional and no-conventional networks designed using typical parameters of two integrated circuit fabrication processes (n-well austriamicrosystems 0.35 μm cmos and berkeley 0.13 μm) are presented. based on the experimental results obtained from local and global clock distribution networks fabricated in austriamicrosystems 0.35 μm process, it was demonstrated that the interconnected and coupled ring oscillators represent a good approach for integrated systems in a single silicon chip due to its good performance, scalability with technology, low time uncertainty, high speed, fault tolerance, and robustness to process variations.