Decreasing dimensions of planar field-effect transistors by using native inhomogeneity of heterostructure

In this paper we consider an approach to decrease dimensions of planar field-effect transistors in a semiconductor heterostructure. Some recommendations have been formulated to optimize technological processes in order to maximize the decreasing of the dimensions of the transistor.