In this work, DC and transient characteristics of a 4 diode string utilizing triple-well technologies as a VDD-VSS clamp device for ESD protection are analyzed in detail based on 2-dimensional device and mixed-mode simulations. It is shown that there exists parasitic pnp bipolar transistor action in this device leading to a sudden increase in DC substrate leakage if anode bias is getting high. Through transient simulations for a 2000 V PS-mode HBM ESD discharge event, it is shown that the dominant discharge path is the one formed by a parasitic pnpn thyristor and a parasitic npn bipolar transistor in series. Percentage ratios of the various current components regarding the anode current at its current peaking are provided. The mechanisms involved in ESD discharge inside the diode-string clamp utilizing triple-well technologies are explained in detail, which has never been done anywhere in the literature based on simulations or measurements.
References
[1]
Leroux, P. and Steyaert, M. (2001) High-Performance 5.2GHz LNA with On-Chip Inductor to Provide ESD Protection. Electronics Letters, 37, 467-469.
https://doi.org/10.1049/el:20010271
[2]
Yeh, C.-T., Ker, M.-D. and Liang, Y. C. (2010) Optimization of Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits. IEEE Trans. Device and Materials Reliability, 10, 238-246.
https://doi.org/10.1109/TDMR.2010.2043433
[3]
Yang, M.-T., Du, Y., Teng, C., Chang, T., Worley, E., Liao, K., Yau, Y.-W. and Yeap, G. (2010) BSIM4-Based Lateral Diode Model for LNA Co-Designed with ESD Protection Circuit. 11th International Symposium on Quality Electronic Design (ISQED), San Jose, 22-24 March 2010, 87-91.
[4]
Au, T. and Syrzycki, M. (2013) Investigation of STI Diodes as Electrostatic Discharge (ESD) Protection Devices in Deep Submicron (DSM) CMOS Process.26th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), Regina, SK, 5-8 May 2013, 1-5.
[5]
Choi, J.-Y. (2010) A Comparison Study of Input ESD Protection Schemes Utilizing NMOS, Thyristor, and Diode. Communications and Network, 2, 11-25.
https://doi.org/10.4236/cn.2010.21002
[6]
Choi, J.-Y. (2017) Structure Optimization of ESD Diodes for Input Protection of CMOS RF ICs. Journal of Semiconductor Technology and Science, 17, 401-410.
[7]
Dabral, S., Aslett, R. and Maloney, T. (1994) Core Clamps for Low Voltage Technologies. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, Las Vegas, 27-29 September 1994, 141-149.
[8]
Glaser,U., Esmark, K., Streibl, M., Russ, C., Domanski, K., Ciappa, M. and Fichtner, W. (2005) SCR Operation Mode of Diode Strings for ESD Protection. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, Tucson, 8-16 September 2005, 1-10.
[9]
Chen, S., Chen, T., Tang, T., Chen, J. and Chou, C. (2003) Low-Leakage Diode String Designs Using Triple-Well Technologies for RF-ESD Applications. IEEE Electron Device Letters, 24, 595-597. https://doi.org/10.1109/LED.2003.815938
[10]
ATLAS II Framework, Version 5.10.2.R, Silvaco International, 2005.
